The design of a highly configurable continuous flow mixed-radix (CFMR) Fast Fourier Transform (FFT) processor is presented in Multi-Input Multi-Output (MIMO) Orthogonal frequency division multiplexing (OFDM). Multi-Input Multi-Output (MIMO) system has drawn much attention in 4G wireless technologies. Orthogonal frequency division multiplexing (OFDM) is a popular method for high data rate wireless transmission. OFDM may be combined with antenna arrays at the transmitter and receiver to increase the diversity gain and enhance the system capacity on time variant and frequency selective channels, resulting in Multi-Input MultiOutput (MIMO) configuration. This paper represent as Mixed radix FFT in MIMO-OFDM system design including channel modeling, space time block code techniques, channel estimation and signal processing algorithms used for performing time and frequency synchronization in MIMO-OFDM system.
Introduction
Orthogonal frequency division multiplexing (OFDM) and space-time coding have been receiving increased attention due to their potential to provide increased capacity for next generation wireless system. OFDM supports high data rate traffic by dividing the incoming serial data streams into parallel low-rate streams, which are simultaneously transmitted on orthogonal sub-carriers .For large enough and a sufficiently large guard interval, the channels as seen by each of the sub-carriers become approximately frequency flat and allow for high order modulation. Due to this desirable feature, OFDM has been adopted in many commercial system such as the IEEE 802.11a, ETSI HIPERLAN type2 wireless LAN system and DAB, DVB-T broadcasting systems. Space-time coding is a communication technique for wireless systems that the bank not being used by the PE), memory starvation is avoided and continuous operation of the PE occurs, maximizing the throughput of the FFT processor [16] . Notice that in order for the butterfly to read input data and write output data simultaneously, dual-port SRAMs are required.
Similarly, the same argument can be said for the processor I/O. Continuous operation on a memory bank of only size N necessitates that the address generation and control guarantee that no address conflicts occur during simultaneous read/writes. The in-place address generation scheme adopted by the processor is further described in Section III. For a radix-r butterfly, we require r memory subbanks to read and write data to and from the butterfly. As shown in Fig. 1 , In theory, radix-4 computations like those shown in Eq. 1 and Eq. 2 can grow larger than a factor of four due to the possibility of the input data having a range outside the unit circle on the realimaginary complex plane. The butterfly by default only shifts the output data by two, but the user can chose to configure the butterfly to be conservative and shift the output data by four. This, however, causes a potential reduction in accuracy. Over the course of several transmit and receive antennas form a MIMO system to increase system capacity.
